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resistive switching memory
Fei Zhou,1 Yao-Feng Chang,1,a) Burt Fowler,2 Kwangsub Byun,1 and Jack C. Lee1
1Microelectronics Research Center, Department of Electrical and Computer Engineering, The University of
Texas at Austin, Austin, Texas 78758, USA
2PrivaTran, LLC, 1250 Capital of Texas Highway South, Bldg 3, Ste 400, Austin, Texas 78746, USA
(Received 17 November 2014; accepted 7 February 2015; published online 13 February 2015)
Using current-sweep measurements, the set process in SiOx-based resistive random access memory
(RRAM) has been found to consist of multiple resistance-reduction steps. Variation in set behaviors
was observed and attributed to different defect distributions in the resistance switching region.
Physical mechanism of electroforming process is discussed, which further explains the observed
variation of defect distributions. A compliance current study confirms that the achievable memory
states of SiOx RRAM are determined by its set behavior. This finding provides additional insight
on achieving multi-bit memory storage with SiOx RRAM.VC 2015 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4909533]
Nonvolatile memories (NVM) are ubiquitous in portable
electronic products such as mobile phones, digital cameras,
notebook computers, mp3 players, and Universal Serial Bus
(USB) flash drives. The most widespread NVM device, flash
memory, is based on the use of polycrystalline silicon (Si) as
a floating gate to store charge injected from a Si transistor
channel.1 However, flash memory is facing several chal-
lenges such as scalability limits, slow write/erase speed, and
high power consumption.2,3 Therefore, researchers have con-
sidered new storage materials and novel structures in nonvo-
latile memory devices to replace the conventional floating
gate flash. Leading contenders currently include phase
change memory, magnetic random access memory, ferro-
electric random access memory, and resistive random access
memory (RRAM).4–7 RRAM technologies are of particular
interest due to its high density, low cost, low power con-
sumption, fast switching speed, and simple cell structure
(ideally a cross-bar architecture).8–10 RRAM based on sili-
con oxide (SiOx) stands out among other RRAM because it
has a unique unipolar operation mode, high on/off ratio,
excellent scalability, good high temperature performance,
and compatibility with standard CMOS technology.11 Much
work has been done to optimize the structure, fabrication
procedure, dielectric material, and to understand the operat-
ing mechanisms of SiOx-based RRAM.
12–21 In these studies,
voltage sweep measurements were the fundamental charac-
terization method to obtain switching parameters, such as set
voltage, reset voltage, and high-resistance state (HRS) to
low-resistance state (LRS) resistance ratio.
Voltage sweep measurements provide useful resistive
switching data for benchmarking the performance of SiOx-
based RRAM devices. However, due to the voltage-triggered
switching mechanisms of SiOx-based RRAM, the voltage
sweep measurement only succeeds in characterizing the
detailed reset behavior of the device, but fails to properly
capture the details of the set process. Therefore, we used its
counterpart, the current sweep measurement, to improve data
acquisition and enhance the understanding of the physics
related to the set process. The results show that the set pro-
cess is not a one-step resistance change phenomenon.
Instead, the set process captured by current sweep measure-
ments consists of multiple resistance reduction occurrences.
These multiple resistance reduction steps are in good agree-
ment with previously reported compliance current (CC)
study results.15,22 Different set behaviors are observed, often
within a single sample, which are attributed to the random
distribution of hydrogenated defects that is determined pri-
marily by the electroforming step. The different set behav-
iors can potentially be explained by defect distribution, with
a more continuous defect distribution being related to multi-
ple discrete memory states within the device. These results
are useful in guiding efforts to achieve multi-bit program-
ming by optimizing the defect distribution and/or the electro-
forming process.
Heavily doped n-type (100) silicon wafers with resistiv-
ity of 103 X cm were used as substrate for SiOx RRAM de-
vice fabrication. Native oxide was first removed using
buffered oxide etch (BOE). Then a layer of SiOx with a
thickness of 51 nm was deposited using electron-beam evap-
oration at 130 C. A 250 nm-thick tantalum nitride (TaN)
layer was deposited onto the SiOx layer using reactive sput-
tering and was then patterned and dry-etched using carbon
tetrafluoride (CF4) to form the top electrode. The SiOx in the
field region was then removed with BOE, resulting in an
RRAM device with an etched SiOx edge between top TaN
and bottom silicon electrodes, called metal-insulator-semi-
conductor (MIS) devices. A Lake Shore Cryotronics vacuum
probe chamber (<1 mTorr) and Agilent B1500A device ana-
lyzer were used to electroform devices and perform voltage
and current sweep measurements. Note that we did not
observe any degradation/stability issues for the middle states
achieved with both switching methods, and the measured
current levels are the average of 30 repeated measurements.
Resistive switching parameters were extracted for all sam-
ples: “Set Voltage” (Vset) is the voltage where the transition
a)Author to whom correspondence should be addressed. Electronic mail:
yfchang@utexas.edu
0003-6951/2015/106(6)/063508/5/$30.00 VC 2015 AIP Publishing LLC106, 063508-1
APPLIED PHYSICS LETTERS 106, 063508 (2015)
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
128.83.205.53 On: Mon, 27 Jul 2015 19:23:18
from the HRS to the LRS occurs in the current-voltage (I–V)
response; and similarly, “Reset Voltage” (Vreset) is the volt-
age where the transition from LRS to HRS begins to occur
(for example, see Fig. 1(a)).
Fig. 1(a) is the voltage sweep measurement result show-
ing both HRS and LRS curves with Vset and Vreset labeled.
The inset shows the electroforming process of the device,
which is achieved with a 0V to 15V and back to 0V voltage
double sweep. An unusual electrical characteristic of SiOx-
based RRAM is the backward-scan effect where the duration
of the reverse sweep during electroforming or reset deter-
mines whether a state change occurs. We have proposed a
resistive switching model involving the transformation
between a hydrogen bridge (Si-H-Si) defect in the LRS and a
hydrogen doublet (Si-HH-Si) defect in the HRS driven by
proton (Hþ) transfer.22,23 In this model, electron de-trapping
from Si-HH-Si initiates Hþ emission to form Si-H-Si during
the set process, and electron tunneling or thermal energy
induces the capture of Hþ by Si-H-Si to re-form Si-HH-Si
during the reset process. At large applied voltage (> 5V),
the reset process dominates over the set process, and the de-
vice is reset to a HRS if the applied voltage is quickly
dropped to zero. However, if the backward DC sweep is too
slow, when the voltage drops below 5V Hþ emission from
Si-HH-Si (set process) can dominate Hþ capture by Si-H-Si
(reset process) so that a change in state from HRS to LRS
occurs, thus leading to the backward-scan effect. In the volt-
age sweep measurement result, Fig. 1(a), the set process
shows a very sharp current increase at Vset. Based on this ob-
servation, an intuitive hypothesis would describe the set pro-
cess as being a one-step physical phenomenon that
instantaneously changes the resistance of the device from a
high value to a low value. However, such a hypothesis is in
contradiction with a previously reported compliance current
study,15 where it was found that device resistance could be
controlled by adjusting the compliance current limit during
the set process to achieve multiple resistance/memory states.
Such a discrepancy suggests that the steep current increase
measured by the voltage sweep is not providing enough
detailed information to fully understand the set process of
the SiOx RRAM device.
To further understand the set process, current sweep
measurements were performed to better characterize the
SiOx RRAM set process. Fig. 1(b) shows the current sweep
measurement result for RRAM device switching from HRS
to LRS. The x-axis is the applied current and the y-axis on
the left is the measured voltage across the device. The y-axis
on the right is the measured conduction current through the
device. As expected, the measured conduction current is the
same as the applied current. However, as discussed in more
detail later, at conduction current 7mA, the measured con-
duction current drops suddenly. The same device was used
for both voltage and current sweep measurements, where the
device was previously switched to HRS using the same 0V
to 10V voltage sweep so that both measurements character-
ize the same physical resistive switching phenomenon.
It may be noted that there are several voltage peaks and
valleys in the current range between 3 106 A and
2 103 A in Fig. 1(b). Each peak to valley transition indi-
cates that the voltage across the device has decreased dra-
matically whereas the conduction current remained the
same. In other words, the resistance of the device decreased
multiple times during the set process. It was also observed
that each current peak occurred at a consistent voltage level,
defined as the Trigger Voltage (Vtrigger), which is about
3.2V, which is closed to the set voltage value obtained using
the voltage sweep.15
The steep voltage rise at conduction current 7mA
observed in the current sweep indicates the onset of device
reset. Due to the self-compliant nature of the SiOx-based
RRAM device,24 the reset voltage is larger than the set volt-
age. We have observed similar behavior when varying the
gate voltage of a MOSFET in series with the RRAM device
in order to control the external resistance of the circuit.24 For
MIS devices, contact resistance between the probe and TaN
top electrode can be relatively large due to the high hardness
FIG. 1. (a) Voltage sweep I–V plot showing resistive switching behaviors of the SiOx-based RRAM device. Set voltage Vset and reset voltage Vreset are identi-
fied in the plot. The inset shows the electroforming I-V curve using a forward/reverse voltage sweep. The DC voltage sweep sequences are as follows. (1)
Electroforming with a voltage sweep from 0V to 15V and back to 0V. After electroforming the device is in LRS. (2) Reset process with a voltage sweep from
0V to 10V. (3) Set process with a voltage sweep from 0V to 5V and back to 0V. (b) Current sweep V-I plot for the same device with trigger voltage Vtrigger
and reset voltage Vreset identified.
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of the TaN material, and the heavily doped Si substrate fur-
ther increases the external series resistance. As a result, there
is a larger voltage drop across the series resistance in the
MIS devices, and therefore MIS devices require higher
applied voltage to initiate the reset process. The reset process
takes place when the voltage reaches a threshold level (i.e.,
reset voltage of 5.1V in this example),17 and the resistance
begins to increase while the conduction current decreases.
After the set process, the device stays in the LRS. Further
increase in force current causes the device to reset. And
beyond the reset point, applied current and conduction cur-
rent (red curve in Fig. 1(b)) are no longer the same. Any fur-
ther increase in applied current causes the voltage across the
device to increase until it reaches the voltage compliance
limit, which in this case is 10V. Above this point, the con-
duction current stayed at 103 A, the same value as meas-
ured by the voltage sweep in Fig. 1(a). The reset voltages
obtained using voltage sweep (5.1V) and current sweep
(5.0V) are in good agreement.
A CC study was then performed on the same device.
The RRAM device was first switched to HRS using a 0V to
10V DC voltage sweep. Then, a 0V to 4V DC voltage
sweep with varying compliance current (4 105 A,
3 104 A, no compliance) was used to switch the device to
different memory states. The intermediate resistance states
achieved by switching the device with compliance current
were also observed during the current sweep measurement
(see Fig. 2). This not only suggests that current sweep is a
viable method to achieve multiple memory states in a single
device but also proves to be more informative when charac-
terizing the set behavior of the SiOx-based RRAM device.
Note that we did not observe any degradation issues for ei-
ther switching technique, which may be due to the “self-
compliant” nature of the device.
It may also be noted that the set property of the
SiOx-based RRAM device exhibits some variation. As shown
in Fig. 3, three different devices fabricated on the same wafer
showed a variety of set behaviors captured by current sweep
measurements. As the current is ramped-up, the voltage
always reaches the same trigger voltage (3.2V) when the set
transition occurs (e.g., the voltage drop). This finding agrees
with the hydrogenated defect-switching model for SiOx-based
RRAM devices, where the energy level of switching defects
in SiOx dictates the same trigger voltage no matter where the
defects are located in the filament.19 The number of transi-
tions, on the other hand, is found to vary from device to de-
vice. For example, Device I exhibits only one transition, but
Devices II and III have 4 and 8 transitions, respectively. This
may be the result of varying defect distributions generated by
the electroforming process for each device. In other words,
there is a distribution of defects within the switching or the
“gap” region along the filament which transform between the
conductive hydrogen bridge defect (responsible for the LRS)
and the non-conductive hydrogen doublet defect (responsible
for the HRS).19 Therefore, the number of switching defects
and their distribution within the gap determines whether the
set process shows a single large transition (for the case of a
single defect group in the gap) or multiple smaller transitions
(for the case of continuously distributed defects), as shown in
the insets of Fig. 3.
A review of electroforming mechanisms would help
explain how the random nature of the percolation pathway
can lead to the observed variation in the set process.
Electroforming in SiOx materials is thought involve oxygen
reduction mechanisms that create a Si-rich conductive fila-
ment (CF).11,20,21 The canonical view of the oxygen reduc-
tion process can be summarized as follows. Under the high
electric fields applied during electroforming, high-energy
electron impacts break Si-O bonds to release O2 ions and
form Si-Si oxygen vacancy defects, leading to a percolation
pathway that can cause stress induced leakage current,
dielectric soft breakdown, and time dependent dielectric
breakdown.25,26 It can also lead to oxide hard breakdown
when a critical defect density is reached.24 It is reasonable to
expect that similar percolation pathways are created by the
electroforming process. However, a percolation pathway
formed by Si-Si defects alone cannot explain unipolar re-
versible switching in SiOx materials.
19 Hydrogen is ubiqui-
tous in SiOx materials and is often considered to be an
intrinsic defect.25,27 The hydrogen bridge (Si-H-Si) has been
identified as the most likely defect responsible for stress
induced leakage current,25 and its inter-conversion product
can potentially promote the oxygen reduction reaction.14,19
Previous reports have described in detail how defects along
the CF may transform between the hydrogen bridge (Si-H-
Si) and the hydrogen doublet (Si-H H-Si) through proton
exchange reactions with a water molecule, and how such
localized transformations provide a reasonable model of
resistive switching in SiOx materials.
18,19 The good endur-
ance and retention properties of SiOx-based RRAM suggest
that the hydrogenated defect clusters remain localized and
do not migrate after the electroforming process is complete.
Therefore, the spatial distribution of defects in the switching
region is determined primarily by the electroforming pro-
cess, and the number of defects that participate in reversible
switching will determine how many transitions are observed
during the set process. As a result, a larger number of defects
will likely be associated with a higher number of set transi-
tions, as observed in Fig. 3.
In practice, the ability to discern multiple resistance states
will require the ability to clearly distinguish each resistance
state from other states, which typically means that there
FIG. 2. Current sweep I-V plot with overlaying compliance current result
(CC: 4 105 A, 3 104 A, none).
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should be at least 1 order of magnitude separation between the
resistance values of multiple states. Thus, it is important to
characterize how many discrete memory states (resistance lev-
els) can be programed using either a compliance-current-
limited voltage sweep or the current sweep method. The
continuously distributed defects in Device III (Fig. 3(c))
would definitely favor more discrete states, while the single
defect in Device I (Fig. 3(a)) may only result in a single pair
of resistance states. Voltage sweep measurements with com-
pliance current limits varying over a range from 106 A to
103 A were performed on Devices I, II, and III. The results
shown in Fig. 4 confirm the correlation between set behavior
and the number of achievable discrete memory states, which
are presumably due to different defect distributions in the
three devices. Device III achieved a total of 6 different resist-
ance levels, whereas Device I only achieved 2. Clearly,
Device III would outperform Device II and Device I for appli-
cations requiring multiple bits per cell. Due to the random na-
ture of percolation pathway electroforming, it may be
challenging to develop a specific process or a certain electro-
forming procedure that would consistently lead to the multi-
set behavior exhibited by Device III. In our future work, we
will investigate various forming gas anneals and electroform-
ing in a hydrogen containing ambient in order to controllably
provide varying distributions of hydrogenated defects as
possible methods to achieve repeatable multi-state operation.
In conclusion, current sweep measurements on SiOx
RRAM devices show very different set behaviors as com-
pared to voltage sweep measurements, where multiple resist-
ance steps were clearly identified by the current sweep. This
phenomenon is in agreement with a previous compliance
current study and suggests that current sweeps provide a
more precise characterization of the set process. By investi-
gating the set behavior of different devices, it was found that
the number of resistance steps can change dramatically from
device to device. This variation was attributed to the random
nature of percolation pathway during electroforming.
Finally, our results show how a continuous defect distribu-
tion has the potential advantage of achieving multi-bit mem-
ory storage and described possible methods for optimizing
the defect distribution using hydrogen-based anneals.
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